09/424667

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent No.: 7,100,086

Issue Date: August 29, 2006

Inventor(s): Makoto KUDO; Yoichi HIJIKATA

Title: MICROCOMPUTER, ELECTRONIC EQUIPMENT AND DEBUGGING

SYSTEM

Docket No.: 104822

Certificate of Correction NOV 14 2007

REQUEST FOR RECONSIDERATION OF DENIAL OF REQUEST FOR

CERTIFICATE OF CORRECTION UNDER RULE 322

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

In reply to the October 24, 2007 Denial of Request for Certificate of Correction

("Denial"), copy attached, reconsideration of the denial is respectfully requested in light of the

following remarks.

The Denial indicates that the requested changes to the claims are not presented in

consecutive order because claim 15 is listed as "canceled." A corrected listing of the claims

is attached. The attached claims reflect the last-submitted claims from Applicants' December

1, 2003 Supplemental Amendment. The Supplemental Amendment was acknowledged as

received by the Patent Office on December 1, 2003, as evidenced by the electronic file

wrapper of the above-identified Patent.

It is respectfully requested that a Certificate of Correction be issued in order to correct

the errors specified in the attached corrected copy of Certificate of Correction Form PTO-

1050.

NOV 19 2007

It is believed that the errors are on the part of the Patent and Trademark Office, and therefore no fee is due in relation to this matter in accordance with the provisions of 37 C.F.R. §1.322. However, should any fee be due, please charge the same against Deposit Account No. 15-0461 in order to ensure prompt issuance of a Certificate of Correction.

Respectfully submitted,

James A. Oliff
Registration No. 27,075

James E. Golladay, II
Registration No. 58,182

JAO:JEG/clf

Attachment:
October 24, 2007 Denial of Request for Certificate of Correction

Date: November 9, 2007

OLIFF & BERRIDGE, PLC
P.O. Box 19928
Alexandria, Virginia 22320
Telephone: (703) 836-6400

DEPOSIT ACCOUNT USE AUTHORIZATION
Please grant any extension necessary for entry; Charge any fee due to our Deposit Account No. 15-0461

NOV 19 2007

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO   :   7,100,086

DATED   :   August 29, 2006

INVENTOR(S)   :   Makoto KUDO; Yoichi HIJIKATA

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

1.   A microcomputer having an on-chip debugging function, comprising:
a central processing unit for executing instructions; and
a first monitor section which performs data transfer to and from a second monitor section, determines a primitive command to be executed based on the receive data from said second monitor section, and performs processing for execution of the determined primitive command, said second monitor section being provided outside said microcomputer and performing a processing to convert a debugging command into at least one primitive command in order to reduce the size of an instruction code for realizing the first monitor section or a scale of the first monitor section, said first monitor section includes a first frequency division circuit for dividing a first clock and for generating a first sampling clock for sampling each bit in data sent and received according to start-stop synchronization, and a circuit for sending and receiving data based on said first sampling clock, said first monitor section supplies said first clock to said second monitor section as a signal for causing a second frequency division circuit included in said second monitor section to generate a second sampling clock.

2.   The microcomputer according to claim 1, said primitive command includes a command for starting an execution of a user program, a command for writing data to an address on a memory map in a debugging mode and a command for reading data from the address on said memory map.

3.   The microcomputer according to claim 2, the first monitor section includes a control register used for execution of instructions in said central processing unit and having an address thereof allocated on the memory map in the debugging mode.

MAILING ADDRESS OF SENDER: OLIFF & BERRIDGE, PLC
P.O. Box 320850
Alexandria, Virginia 22320-4850
Telephone: (703) 836-6400

PATENT NO.   7,100,086

No. of additional copies

NOV 19 2007

PTO/SB/44 (02-01)
Approved for use through 1/31/2004. OMB 0651-0033
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Action of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.
(Also Form PTO-1050)

Page 2 of 8

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO   :   7,100,086

DATED   :   August 29, 2006

INVENTOR(S)   :   Makoto KUDO; Yoichi HIJIKATA

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

4.   The microcomputer according to claim 2, the first monitor section includes a monitor RAM into which contents of an internal register of said central processing unit are saved, and having an address thereof allocated on the memory map in the debugging mode.

5.   The microcomputer according to claim 2, further comprising a terminal connected to a single bidirectional communication line for performing a half-duplex bidirectional communication between said terminal and said second monitor section, wherein, on condition that said first monitor section being a slave has received data from said second monitor section being a master, said first monitor section performs a processing corresponding to the received data and sends response data corresponding to the received data to said second monitor section.

6.   The microcomputer according to claim 2, the data received from said second monitor section includes an identification data of the primitive command to be executed by said first monitor section.

7.   The microcomputer according to claim 2, wherein said first monitor section transfers fixed-length data to and from said second monitor section.

8.   The microcomputer according to claim 2, wherein a monitor program for executing a processing of said first monitor section is stored in a ROM.

9.   The microcomputer according to claim 2, said first monitor section includes:
        a first frequency division circuit for dividing a first clock and for generating a first sampling clock for sampling each bit in data sent and received according to start-stop synchronization; and
        a circuit for sending and receiving data based on said first sampling clock, and
        wherein said first monitor section supplies said first clock to said second monitor section as a signal for causing a second frequency division circuit included in said second monitor section to generate a second sampling clock.

MAILING ADDRESS OF SENDER: OLIFF & BERRIDGE, PLC
                              P.O. Box 320850
                              Alexandria, Virginia 22320-4850
                              Telephone: (703) 836-6400

PATENT NO.   7,100,086

No. of additional copies

'9 2007,

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO : 7,100,086

DATED : August 29, 2006

INVENTOR(S) : Makoto KUDO; Yoichi HIJIKATA

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

10. The microcomputer according to claim 2, said first monitor section includes a monitor RAM which is readable and writable, and when a break of an execution of an user program occurs and a mode is shifted to a debugging mode, said first monitor section saves a program counter value of said central processing unit and contents of an internal register into said monitor RAM.

11. An electronic instrument, comprising:
a microcomputer according to claim 2;
an input source of data to be processed by said microcomputer; and
an output device for outputting data processed by said microcomputer.

12. The microcomputer according to claim 1, the first monitor section includes a control register used for execution of instructions in said central processing unit and having an address thereof allocated on a memory map in a debugging mode.

13. An electronic instrument, comprising:
a microcomputer according to claim 12;
an input source of data to be processed by said microcomputer; and
an output device for outputting data processed by said microcomputer.

14. The microcomputer according to claim 1, the first monitor section includes a monitor RAM into which contents of an internal register of said central processing unit are saved, and having an address thereof allocated on a memory map in a debugging mode.

MAILING ADDRESS OF SENDER: OLIFF & BERRIDGE, PLC
P.O. Box 320850
Alexandria, Virginia 22320-4850
Telephone: (703) 836-6400

PATENT NO. 7,100,086

No. of additional copies

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO   :   7,100,086

DATED   :   August 29, 2006

INVENTOR(S) :   Makoto KUDO; Yoichi HIJIKATA

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

15.   An electronic instrument, comprising:
        a microcomputer according to claim 14;
        an input source of data to be processed by said microcomputer; and
        an output device for outputting data processed by said microcomputer.

16.   The microcomputer according to claim 1, further comprising a terminal connected to a single bidirectional communication line for performing a half-duplex bidirectional communication between said terminal and said second monitor section, wherein, on condition that said first monitor section being a slave has received data from said second monitor section being a master, said first monitor section performs a processing corresponding to the received data and sends response data corresponding to the received data to said second monitor section.

17.   An electronic instrument, comprising:
        a microcomputer according to claim 16;
        an input source of data to be processed by said microcomputer; and
        an output device for outputting data processed by said microcomputer.

18.   The microcomputer according to claim 1, the data received from said second monitor section includes an identification data of the primitive command to be executed by said first monitor section.

19.   An electronic instrument, comprising:
        a microcomputer according to claim 18;
        an input source of data to be processed by said microcomputer; and
        an output device for outputting data processed by said microcomputer.

MAILING ADDRESS OF SENDER: OLIFF & BERRIDGE, PLC
                               P.O. Box 320850
                               Alexandria, Virginia 22320-4850
                               Telephone: (703) 836-6400

PATENT NO.   7,100,086

No. of additional copies

NOV 1 9 2007

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO   : 7,100,086

DATED   : August 29, 2006

INVENTOR(S)   : Makoto KUDO; Yoichi HIJIKATA

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

20. The microcomputer according to claim 1, wherein said first monitor section transfers fixed-length data to and from said second monitor section.

21. An electronic instrument, comprising:
a microcomputer according to claim 20;
an input source of data to be processed by said microcomputer; and
an output device for outputting data processed by said microcomputer.

22. The microcomputer according to claim 1, wherein a monitor program for executing a processing of said first monitor section is stored in a ROM.

23. An electronic instrument, comprising:
a microcomputer according to claim 22;
an input source of data to be processed by said microcomputer; and
an output device for outputting data processed by said microcomputer.

24. The microcomputer according to claim 1, said first monitor section includes a monitor RAM which is readable and writable, and when a break of an execution of an user program occurs and a mode is shifted to a debugging mode, said first monitor section saves a program counter value of said central processing unit and contents of an internal register into said monitor RAM.

MAILING ADDRESS OF SENDER: OLIFF & BERRIDGE, PLC
P.O. Box 320850
Alexandria, Virginia 22320-4850
Telephone: (703) 836-6400

PATENT NO. 7,100,086

No. of additional copies

➡

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO   : 7,100,086

DATED   : August 29, 2006

INVENTOR(S)   : Makoto KUDO; Yoichi HIJIKATA

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

25.   An electronic instrument, comprising:
a microcomputer according to claim 24;
an input source of data to be processed by said microcomputer; and
an output device for outputting data processed by said microcomputer.

26.   An electronic instrument, comprising:
a microcomputer according to claim 1;
an input source of data to be processed by said microcomputer; and
an output device for outputting data processed by said microcomputer.

27.   An electronic instrument, comprising:
a microcomputer according to claim 1;
an input source of data to be processed by said microcomputer;
and
an output device for outputting data processed by said microcomputer.

28.   A debugging system for a target system including a microcomputer, said debugging system comprising:
a second monitor section which performs processing for converting a debugging command issued by a host system into at least one primitive command; and
a first monitor section which performs data transfer to and from said second monitor section, determines a primitive command to be executed based on the receive data from said second monitor section, and performs processing for execution of the determined primitive command, wherein the second monitor section converts the debugging command into the primitive command in order to reduce the size of an instruction code for realizing the first monitor section or a scale of the first monitor section, said first monitor section includes a first frequency division circuit for dividing a first clock and for generating a first sampling clock for sampling each bit in data sent and received according to start-stop synchronization, and a circuit for sending and receiving data based on said first sampling clock, said first monitor section supplies said first clock to said second monitor section as a signal for causing a second frequency division circuit included in said second monitor section to generate a second sampling clock.

MAILING ADDRESS OF SENDER: OLIFF & BERRIDGE, PLC
P.O. Box 320850
Alexandria, Virginia 22320-4850
Telephone: (703) 836-6400

PATENT NO. 7,100,086

No. of additional copies

$\Longrightarrow$

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO   : 7,100,086

DATED   : August 29, 2006

INVENTOR(S) : Makoto KUDO; Yoichi HIJIKATA

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

29.   The debugging system according to claim 28, said primitive command includes a command for starting an execution of a user program, a command for writing data to an address on a memory map in a debugging mode and a command for reading data from the address on said memory map.

30.   The debugging system according to claim 28, the first monitor section includes a control register used for execution of instructions in said central processing unit and having an address thereof allocated on a memory map in a debugging mode.

31.   The debugging system according to claim 28, the first monitor section includes a monitor RAM into which contents of an internal register of said central processing unit are saved, and having an address thereof allocated on a memory map in a debugging mode.

32.   The debugging system according to claim 28, further comprising a terminal connected to a single bidirectional communication line for performing a half-duplex bidirectional communication between said terminal and said second monitor section, wherein, on condition that said first monitor section being a slave has received data from said second monitor section being a master, said first monitor section performs a processing corresponding to the received data and sends response data corresponding to the received data to said second monitor section.

33.   The debugging system according to claim 28, the data received from said second monitor section includes an identification data of the primitive command to be executed by said first monitor section.

MAILING ADDRESS OF SENDER: OLIFF & BERRIDGE, PLC
P.O. Box 320850
Alexandria, Virginia 22320-4850
Telephone: (703) 836-6400

PATENT NO. 7,100,086

No. of additional copies

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO   :   7,100,086

DATED   :   August 29, 2006

INVENTOR(S)   :   Makoto KUDO; Yoichi HIJIKATA

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

34.   The debugging system according to claim 28, wherein said first monitor section transfers fixed-length data to and from said second monitor section.

35.   The debugging system according to claim 28, wherein a monitor program for executing a processing of said first monitor section is stored in a ROM.

36.   The debugging system according to claim 28, said first monitor section includes:
       a first frequency division circuit for dividing a first clock and for generating a first sampling clock for sampling each bit in data sent and received according to start-stop synchronization; and
       a circuit for sending and receiving data based on said first sampling clock, and
       wherein said first monitor section supplies said first clock to said second monitor section as a signal for causing a second frequency division circuit included in said second monitor section to generate a second sampling clock.

MAILING ADDRESS OF SENDER: **OLIFF & BERRIDGE, PLC**
P.O. Box 320850
**Alexandria, Virginia 22320-4850**
Telephone: (703) 836-6400

PATENT NO.   7,100,086

No. of additional copies

JE6

Date	: 10/24/2007
Patent No.	: 7,100,086 B2
Inventor(s)	: Kudo et al.
Issue Date	: August 29,2006
Title	: MICROCOMPUTER, ELECTRONIC EQUIPMENT AND DEBUGGING SYSTEM
Doc./File No.	: 104822

RECEIVED

OCT 2 6 2007

OLIFF & BERRIDGE

Re: Certificate of Correction

Consideration has been given your request for a certificate of correction, for the above-identified patent under the provisions of Rule 1.322 and 1.323.

Respecting the alleged error(s) in your request, the requested changes to the claims are not presented in consecutive order. Claim 15 is missing. No correction is in order here.

In view of the foregoing, your request for a certificate of correction is hereby denied.

Further consideration will be given concerning this matter upon receipt of a request for **Reconsideration** (reconsideration should be accompanied by supporting document(s) such as, amendment, postcard receipt, 1449/892, etc.) and should be filed and directed to Decisions & Certificates of Correction Branch, with the appropriate fee of $100.00 if necessary.

Ernest C. White, *LIE* (703) 308-9390 ext.#122
Mary Louise McAskill, *Manager* (703) 308-9250 ext. #130
Decisions & Certificates of Correction Branch

OLIFF & BERRIDGE, PLC
P.O. BOX 320850
ALEXANDRIA VA 22320-4850

ecw